

## COURSE DESCRIPTION – ACADEMIC YEAR 2024/2025

<b>Course title</b>	Computer Architecture
<b>Course code</b>	42418
<b>Scientific sector</b>	ING-INF/05
<b>Degree</b>	Bachelor in electronic and cyber-physical systems engineering
<b>Semester</b>	1st
<b>Year</b>	III
<b>Academic year</b>	2024/2025
<b>Credits</b>	6 CFU
<b>Modular</b>	No

<b>Total lecturing hours</b>	40
<b>Total exercise hours</b>	20
<b>Attendance</b>	
<b>Prerequisites</b>	Mathematical Analysis I, Linear Algebra, Physics I
<b>Course page</b>	<a href="https://www.unibz.it/en/faculties/engineering/bachelor-electronics-cyber-physical-systems-engineering/course-offering/">https://www.unibz.it/en/faculties/engineering/bachelor-electronics-cyber-physical-systems-engineering/course-offering/</a>

<b>Lecturer</b>	Dr. Nicola Gigante
<b>Contact</b>	<a href="mailto:Nicola.Gigante@unibz.it">Nicola.Gigante@unibz.it</a>
<b>Scientific sector of lecturer</b>	INF/01
<b>Teaching language</b>	English
<b>Office hours</b>	tbd
<b>Lecturing assistant (if any)</b>	none

<b>Contact LA</b>	none
<b>Office hours LA</b>	none

<b>List of topics</b>	<ul style="list-style-type: none"> <li>• Binary arithmetic (two's complement, IEEE 754 floating point format, issues with floating-point computations)</li> <li>• General computer architecture (Von Neumann architecture; CPUs; bus; memory; peripherals)</li> <li>• Instruction set architecture (CISC vs RISC architecture; instructions: data-movement, control-flow, arithmetic/logic; common ISAs: introduction to x86, ARM, RISC-V; assembly programming).</li> <li>• CPU architecture (control unit, registers, ALU; fetch-decode-execute cycle; pipelining; super-scalar architecture; branch prediction; out-of-order execution; caches).</li> <li>• Memory and buses (static vs dynamic memory; serial/parallel buses; synchronous/asynchronous buses; bus arbitration strategies; example of buses: PCI, PCI-Express, USB).</li> <li>• Other topics (multi-processor and multi-core architectures; introduction to GPUs).</li> </ul>
<b>Teaching format</b>	Frontal lectures, exercises, and laboratories

<b>Specific educational objectives</b>	The course aims at providing students with the fundamental notions of the organization and architecture of modern computer systems. The students will first acquire basic knowledge about the design and implementation of sequential logical circuits, to then proceed to learn how modern CPUs are organized and
--	--

	structured. Students will learn how to interface to the CPU at the lowest level possible by means of Assembly programming. Modern and common architectures are introduced, such as x86, ARM, and RISC-V. An architectural understanding of how the CPU interacts with the main memory and peripherals through the system bus is provided.
<b>Learning outcomes</b>	<p><b>Knowledge and understanding</b> The student knows how sequential digital circuits are structured and designed. They know how modern CPU architectures are structured and organized and how to write Assembly programs for at least one common architecture.</p> <p><b>Applying knowledge and understanding</b> The student is able to use the knowledge acquired to create sequential circuits, to write Assembly programs, and to understand how the tradeoffs in the CPU architecture design affect the performance of their programs.</p> <p><b>Communication skills</b> The student is able to present the competencies acquired with vocabulary appropriate to the topic.</p> <p><b>Learning skills</b> The student is able to use the tools and reasoning techniques acquired to extend his/her knowledge.</p>
<b>Assessment</b>	Written exam.
<b>Assessment language</b>	English
<b>Evaluation criteria and criteria for awarding marks</b>	The valuation criteria will be: accuracy of the answers given to the written exam, with particular attention to the resolution procedure adopted.
<b>Required readings</b>	Materials provided by the teacher.
<b>Supplementary readings</b>	Supplementary readings will be provided by the lecturers prior to lectures.